High-speed network access technology based on DDR memory bus
-
摘要: 在機群系統中,機群的互連網絡性能對整個機群系統的性能有著至關重要的影響.機群系統要求互連網絡具有高帶寬、低延遲、高可靠等特性,傳統的互連網絡接入方法基本上基于PCI接口.本文提出了基于DDR DIMM內存總線的接入思想,采用可編程邏輯器件FPGA實現網絡接口設計,通過直接讀寫內存方式提高并行接入帶寬,并將部分通訊協議下載到網卡上以提高計算和通訊的速度.實測表明,在不包括上層協議的情況下,接口卡的數據接入帶寬可達3120Mbps,給出了基于FPGA的實現方法,并用Xilinx Virtex-Ⅱ Pro-20 FPGA進行了仿真和驗證.Abstract: In cluster, the performance of an interconnection network exhibits significant effect on that of the whole cluster system. The interconnection network is required to possess the characteristics of high bandwidth, low delay and high reliability. Traditional interconnection network access technologies are almost based on the peripheral component interface (PCI). This paper proposed a design ideology of access based on DDR DIMM interface and presented a design of the network interface on FPGA. The access bandwidth could be increased by reading and writing memory directly. Parts of the communication protocols were downloaded into the network interface card (NIC) to improve the parallel of calculation and communication. Measurements indicate that excluding the upper layer protocol, the access bandwidth of the NIC can reach to 3120 Mbps. An implementation approach of the NIC for FPGA was put forward and was simulated on an XC2VP20 FPGA chip of Xilinx Corporation.
-
Key words:
- network /
- high-speed interconnection /
- network interface card /
- DDR /
- DIMM /
- FPGA
-
點擊查看大圖
計量
- 文章訪問數: 137
- HTML全文瀏覽量: 14
- PDF下載量: 8
- 被引次數: 0
下載:
